Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating delays of exit points for a clock circuit

Generating delays of exit points for a clock circuit

US Patent 10203718 · Granted Feb 12, 2019

Estimated economic value: $116,837,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Timing verification in a programmable circuit design using variation factors2018
Multi-mode circuit and a method for preventing degradation in the multi-mode cir2011
Accurate noise modeling in digital designs2008
Method for circuit sensitivity driven parasitic extraction2008