Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-mode circuit and a method for preventing degradation in the multi-mode circuit

Multi-mode circuit and a method for preventing degradation in the multi-mode circuit

US Patent 8013635 · Granted Sep 6, 2011

Estimated economic value: $6,386,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable redundant systems for safety critical applications2022
In-field monitoring of on-chip thermal, power distribution network, and power gr2022
Digital duty-cycle monitoring of a periodic signal2021
System and method for context-aware thermal management and workload scheduling i2020
Error correcting code testing2019
Determination of clock path delays and implementation of a circuit design2019
Generating delays of exit points for a clock circuit2019
Timing verification in a programmable circuit design using variation factors2018
Timing verification in a programmable circuit design using variation factors2018
Integrated device comprising device level cells with variable sizes for heat dis2018
Adjust voltage for thermal mitigation2018
System and method for false pass detection in lockstep dual core or triple modul2018