Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level passive device integration

Wafer-level passive device integration

US Patent 9324687 · Granted Apr 26, 2016

Estimated economic value: $21,398,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for monitoring and controlling an integrated circuit testing machine2022
Wafer level optical module2021
Wafer level optical module2020
Wafer-level chip-scale package device having bump assemblies configured to maint2020
Wafer-level chip-scale package device having bump assemblies configured to maint2020
Wafer level package device formed using a wafer level lead frame on a carrier wa2019
Wafer level package device formed using a wafer level lead frame on a carrier wa2019
Warpage compensation metal for wafer level packaging technology2018
Three-dimensional chip-to-wafer integration2018
Three-dimensional chip-to-wafer integration2018
Three-dimensional chip-to-wafer integration2018
Enhanced board level reliability for wafer level packages2017