Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for etching a dielectric barrier layer in a dual damascene structure

Methods for etching a dielectric barrier layer in a dual damascene structure

US Patent 9299577 · Granted Mar 29, 2016

Estimated economic value: $6,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for forming integrated circuit structures2025
Directional selective fill for silicon gap fill processes2025
Stress and overlay management for semiconductor processing2025
Directional selective deposition2025
Integration processes utilizing boron-doped silicon materials2025
Forming films with improved film quality2025
Ultra high-k hafnium oxide and hafnium zirconium oxide films2025
Methods and apparatus for carbon compound film deposition2025
Metal based hydrogen barrier2025
Bias voltage modulation approach for SiO/SiN layer alternating etch process2025
Monolithic complementary field-effect transistors having carbon-doped release la2025
Metal oxide resist patterning with electrical field guided post-exposure bake2025