Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrating transistors with different poly-silicon heights on the same die

Integrating transistors with different poly-silicon heights on the same die

US Patent 8652907 · Granted Feb 18, 2014

Estimated economic value: $2,278,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D memory device2025
Three-dimensional NAND memory device and method that eliminate leakage currents 2025
Method for removing sacrificial layers of a stack of a three-dimensional semicon2025
Three-dimensional memory devices and fabricating methods thereof2025
Vehicle and air conditioning system thereof2025
Thermal-power direct-hung energy-storage frequency modulation plant backup power2025
Automobile seat integrated with height adjustment and angle adjustment2025
Memory peripheral circuit having three-dimensional transistors and method for fo2025
Method of spacer formation with straight sidewall of memory cells2025
Method of spacer formation with straight sidewall of memory cells2025
Three-dimensional memory devices with reduced cell interference and fabrication 2024
Three-dimensional memory device with improved charge lateral migration and metho2024