Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronized clock phase interpolator

Synchronized clock phase interpolator

US Patent 8634509 · Granted Jan 21, 2014

Estimated economic value: $13,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Combination scheme for baseline wander, direct current level shifting, and recei2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Serializer/deserializer (SerDes) lanes with lane-by-lane datarate independence2023
System and method for performing a failure assessment of an integrated circuit2023
Low latency inter-chip communication mechanism in a multi-chip processing system2023
DLL-based clocking architecture with programmable delay at phase detector inputs2023
Traversing a variable delay line in a deterministic number of clock cycles2023
Droop detection and mitigation2022
External way allocation circuitry for processor cores2022
Differential cache block sizing for computing systems2022
Managing low-level instructions and core interactions in multi-core processors2022
Low latency inter-chip communication mechanism in multi-chip processing system2021