Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency inter-chip communication mechanism in multi-chip processing system

Low latency inter-chip communication mechanism in multi-chip processing system

US Patent 11119929 · Granted Sep 14, 2021

Estimated economic value: $74,234,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor data cache with shared mid-level cache and low-level cache2025
Processor data cache with shared mid-level cache and low-level cache2025
Secure low-latency chip-to-chip communication2024
Systems and methods for allowing flexible chip configuration by external entity2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Smart prefetching for remote memory2024