Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency inter-chip communication mechanism in a multi-chip processing system

Low latency inter-chip communication mechanism in a multi-chip processing system

US Patent 12019552 · Granted Jun 25, 2024

Estimated economic value: $91,773,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor data cache with shared mid-level cache and low-level cache2025
Processor data cache with shared mid-level cache and low-level cache2025
Secure low-latency chip-to-chip communication2024
Systems and methods for allowing flexible chip configuration by external entity2024
Smart prefetching for remote memory2024
Vector processor data storage2024
Method and system for tracking state of cache lines2024
Methods and systems for distributing memory requests2024
Methods and systems for distributing memory requests2024
Methods and systems for distributing memory requests2024
Techinques for tracking frequently accessed memory2024
Low latency host processor to coherent device interaction2023