Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DLL-based clocking architecture with programmable delay at phase detector inputs

DLL-based clocking architecture with programmable delay at phase detector inputs

US Patent 11545981 · Granted Jan 3, 2023

Estimated economic value: $45,106,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Server-based generation of a help map in a video game2025
Server-based generation of a help map in a video game2024
Remote networked services for providing contextual game guidance based on a user2023
Server-based generation of a help map in a video game2023
System and method for performing a failure assessment of an integrated circuit2023
System and method for performing a failure assessment of an integrated circuit2023
Traversing a variable delay line in a deterministic number of clock cycles2023
Traversing a variable delay line in a deterministic number of clock cycles2023
Server-based video help in a video game2022
Droop detection and mitigation2022
Droop detection and mitigation2022
Remote networked services for providing contextual game guidance2022