Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for performing a failure assessment of an integrated circuit

System and method for performing a failure assessment of an integrated circuit

US Patent 11669419 · Granted Jun 6, 2023

Estimated economic value: $161,348,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock gating for scan shift clock in a mesh clock environment2025
Server-based generation of a help map in a video game2025
Server-based generation of a help map in a video game2024
Remote networked services for providing contextual game guidance based on a user2023
Server-based generation of a help map in a video game2023
DLL-based clocking architecture with programmable delay at phase detector inputs2023
DLL-based clocking architecture with programmable delay at phase detector inputs2023
Traversing a variable delay line in a deterministic number of clock cycles2023
Traversing a variable delay line in a deterministic number of clock cycles2023
Server-based video help in a video game2022
Droop detection and mitigation2022
Droop detection and mitigation2022