Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of fabricating a semiconductor IC having a hardened shallow trench isolation (STI)

Methods of fabricating a semiconductor IC having a hardened shallow trench isolation (STI)

US Patent 8569143 · Granted Oct 29, 2013

Estimated economic value: $3,801,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage extended drain MOSFET (EDMOS) devices in a high-k metal gate (HKMG)2023
Co-integrated high voltage (HV) and medium voltage (MV) field effect transistors2022
Process for forming semiconductor layers of different thickness in FDSOI technol2018
Method of forming a semiconductor device structure using differing spacer widths2018
Method of forming a gate mask for fabricating a structure of gate lines2016
Semiconductor structure including at least one electrically conductive pillar, s2016
SOI transistor having drain and source regions of reduced length and a stressed 2016
Integrated circuits with an insultating layer and methods for producing such int2016
Shallow pn junction formed by in situ doping during selective growth of an embed2014
Self-aligned silicidation for replacement gate process2014
Technique for forming a dielectric interlayer above a structure including closel2014
Increased density of low-K dielectric materials in semiconductor devices by appl2014