Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for forming a dielectric interlayer above a structure including closely spaced lines

Technique for forming a dielectric interlayer above a structure including closely spaced lines

US Patent 8772178 · Granted Jul 8, 2014

Estimated economic value: $2,496,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a semiconductor device and according semiconductor device2017
Semiconductor device comprising contact structures with protection layers formed2017
Integrated circuits with an insultating layer and methods for producing such int2016
Methods for forming protection layers on sidewalls of contact etch stop layers2016
Metallization system of a semiconductor device including metal pillars having a 2016
Tensile nitride profile shaper etch to provide void free gapfill2015
Integrated circuits with close electrical contacts and methods for fabricating t2015
Semiconductor fuses in a semiconductor device comprising metal gates2015
Method for selectively removing a spacer in a dual stress liner approach2015
Buried sublevel metallizations for improved transistor density2015
High-K gate electrode structure formed after transistor fabrication by using a s2014
Embedding metal silicide contact regions reliably into highly doped drain and so2014