Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits with an insultating layer and methods for producing such integrated circuits

Integrated circuits with an insultating layer and methods for producing such integrated circuits

US Patent 9443723 · Granted Sep 13, 2016

Estimated economic value: $3,651,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device comprising metallization layers of reduced interlayer capac2014
Technique for forming a dielectric interlayer above a structure including closel2014
Increased density of low-K dielectric materials in semiconductor devices by appl2014
Increased stability of a complex material stack in a semiconductor device by pro2013
Methods of fabricating a semiconductor IC having a hardened shallow trench isola2013
Metal cap layer with enhanced etch resistivity for copper-based metal regions in2013
Increasing reliability of copper-based metallization structures in a microstruct2013
Increasing reliability of copper-based metallization structures in a microstruct2012
Semiconductor device comprising a copper alloy as a barrier layer in a copper me2012
Enhancing structural integrity and defining critical dimensions of metallization2012
Method of fabricating a metal cap layer with enhanced etch resistivity for coppe2011
Method of manufracturing increasing reliability of copper-based metallization st2010