Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancing structural integrity and defining critical dimensions of metallization systems of semiconductor devices by using ALD techniques

Enhancing structural integrity and defining critical dimensions of metallization systems of semiconductor devices by using ALD techniques

US Patent 8105943 · Granted Jan 31, 2012

Estimated economic value: $11,798,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device configured for avoiding electrical shorting2018
Integrated circuits with an insultating layer and methods for producing such int2016
Copper based nitride liner passivation layers for conductive copper structures2016
Methods of forming a dielectric cap layer on a metal gate structure2015
Electroless fill of trench in semiconductor structure2015
Methods of forming semiconductor device with self-aligned contact elements and t2015
Methods of forming semiconductor device with self-aligned contact elements and t2015
Methods of forming copper-based nitride liner/passivation layers for conductive 2014
Technique for forming a dielectric interlayer above a structure including closel2014
Methods of forming conductive copper-based structures using a copper-based nitri2014
Increased density of low-K dielectric materials in semiconductor devices by appl2014
Methods of forming a dielectric cap layer on a metal gate structure2014