Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional stacked substrate arrangements

Three-dimensional stacked substrate arrangements

US Patent 8421225 · Granted Apr 16, 2013

Estimated economic value: $28,862,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Integrated circuit structures with backside self-aligned penetrating conductive 2025
Gate-all-around integrated circuit structures having backside contact with enhan2025
Transistor with front-side and back-side contacts and routing2025
Backside electrical contact for PMOS epitaxial voltage supply2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Thin film transistors having strain-inducing structures integrated with 2D chann2025
Low germanium, high boron silicon rich capping layer for PMOS contact resistance2025
Integrated circuit structures having backside gate tie-down2025