Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › IC layout optimization to improve yield

IC layout optimization to improve yield

US Patent 7818694 · Granted Oct 19, 2010

Estimated economic value: $3,706,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced capacitance between power via bar and gates2025
Backside self aligned skip via2025
Stacked field effect transistor2025
Different dimensions across active region for stronger via to backside power rai2025
Source/drain contact at tight cell boundary2025
Subtractive source drain contact for stacked devices2025
Interconnect structures with vias having vertical and horizontal sections2025
Wrap around metal via structure2025
Vertical transport field effect transistor (VTFET) with backside wraparound cont2025
Asymmetric gate extension in stacked FET2025
Vertical transistor with reduced cell height2025
Local enlarged via-to-backside power rail2025