Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced capacitance between power via bar and gates

Reduced capacitance between power via bar and gates

US Patent 12506080 · Granted Dec 23, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CFET with independent gate control and low parasitic capacitance2025
Transistors with backside source/drain contact and spacer2025
Direct backside self-aligned contact2025
Dielectric tuning of negative capacitance in dual channel field effect transisto2025
Backside self aligned skip via2025
Backside self aligned skip via2025
Backside self aligned skip via2025
Backside self aligned skip via2025
Backside self aligned skip via2025
Support dielectric fin to prevent gate flop-over in nanosheet transistors2025
Stacked transistors having self aligned backside contact with backside replaceme2025
Airgap spacer for power via2025