Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dielectric tuning of negative capacitance in dual channel field effect transistors

Dielectric tuning of negative capacitance in dual channel field effect transistors

US Patent 12507465 · Granted Dec 23, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced capacitance between power via bar and gates2025
Backside self aligned skip via2025
Solid-state switch2025
Source/drain contact at tight cell boundary2025
Wrap around metal via structure2025
Gate induced drain leakage reduction in FinFETs2025
Metal hard mask integration for active device structures2025
Vertical transport field effect transistor (VTFET) with backside wraparound cont2025
Redundant bottom pad and sacrificial via contact for process induced RRAM formin2025
Top contact on resistive random access memory2025
Wraparound contact with reduced distance to channel2025
Pass-through wiring in notched interconnect2025