Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing crystal defects in transistors with re-grown shallow junctions by appropriately selecting crystalline orientations

Method for reducing crystal defects in transistors with re-grown shallow junctions by appropriately selecting crystalline orientations

US Patent 7763505 · Granted Jul 27, 2010

Estimated economic value: $6,860,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage extended drain MOSFET (EDMOS) devices in a high-k metal gate (HKMG)2023
Co-integrated high voltage (HV) and medium voltage (MV) field effect transistors2022
Buried-channel low noise transistors and methods of making such devices2020
Transistor element with reduced lateral electrical field2020
Front-end-of-line device structure and method of forming such a front-end-of-lin2019
Three-dimensional transistor with improved channel mobility2019
Communicating optical signals between stacked dies2019
Methods for forming integrated circuits that include a dummy gate structure2018
Process for forming semiconductor layers of different thickness in FDSOI technol2018
Ferroelectric FinFET2018
FDSOI-capacitor2018
Integrated circuits with a partially-depleted region formed over a bulk silicon 2018