Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits with a partially-depleted region formed over a bulk silicon substrate and methods for fabricating the same

Integrated circuits with a partially-depleted region formed over a bulk silicon substrate and methods for fabricating the same

US Patent 9917087 · Granted Mar 13, 2018

Estimated economic value: $10,106,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device and charge pump circuit2024
Lateral transistor with self-aligned body implant2024
Buried-channel low noise transistors and methods of making such devices2020
Transistor element with reduced lateral electrical field2020
Method of forming a semiconductor device structure and semiconductor device stru2020
MEMS capacitive pressure sensors in fully depleted semiconductor on insulator (F2019
Three-dimensional transistor with improved channel mobility2019
Communicating optical signals between stacked dies2019
Tunable capacitor for FDSOI applications2019
Methods for forming integrated circuits that include a dummy gate structure2018
Ferroelectric FinFET2018
FinFET based flash memory cell2018