Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit memory system employing silicon rich layers

Integrated circuit memory system employing silicon rich layers

US Patent 7675104 · Granted Mar 9, 2010

Estimated economic value: $42,003,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of spacer formation with straight sidewall of memory cells2025
Method of spacer formation with straight sidewall of memory cells2025
Method and apparatus to mitigate hot electron read disturbs in 3D nand devices2024
Method of forming high-voltage transistor with thin gate poly2024
Gate fringing effect based channel formation for semiconductor device2024
Semiconductor having a source/drain contact with a single inner spacer2024
Contacts for semiconductor devices2023
Contacts for semiconductor devices2023
Method of forming high-voltage transistor with thin gate poly2023
Split gate charge trapping memory cells having different select gate and memory 2022
Leakage current reduction in polysilicon-on-active-edge structures2022
Method and apparatus to mitigate hot electron read disturbs in 3D NAND devices2022