Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing resist poisoning during patterning of silicon nitride layers in a semiconductor device

Method for reducing resist poisoning during patterning of silicon nitride layers in a semiconductor device

US Patent 7550396 · Granted Jun 23, 2009

Estimated economic value: $21,858,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for colouring a thermoplastic polymer2025
Linear accelerator system having a magnet unit for electron beam deflection2025
Radiofrequency source having a phase stabilization element2025
Multi-layer integrated circuit routing tool2025
Polyether block amide-poly(meth)acrylate foams2024
Recommendation non-transitory computer-readable medium, method, and system for m2024
Adjustment turret having indicator rings2023
Ferroelectric nonvolatile memory device and integration schemes2023
Wheel suspension for a motor vehicle, in particular a passenger vehicle, and a m2023
Method for activating a boost pressure control2023
Non-volatile memory structure using semiconductor layer as floating gate and bul2023
Method for modeling a compressor intake temperature and/or a compressor discharg2023