Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable data strobe enable architecture for DDR memory applications

Programmable data strobe enable architecture for DDR memory applications

US Patent 7394707 · Granted Jul 1, 2008

Estimated economic value: $7,094,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bit error testing and training in double data rate (DDR) memory system2016
Feedback programmable data strobe enable architecture for DDR memory application2014
Feedback programmable data strobe enable architecture for DDR memory application2014
Method and computer program for generating grounded shielding wires for signal w2013
Method and apparatus for balancing signal delay skew2012
Memory interface architecture for maximizing access timing margin2012
System for terminating high speed input/output buffers in an automatic test equi2012
Signal delay skew reduction system2011
Multiple memory standard physical layer macro function2011
Configurable high-speed memory interface subsystem2011
System for glitch-free delay updates of a standard cell-based programmable delay2009
Low-power, programmable multi-stage delay cell2009