Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit error testing and training in double data rate (DDR) memory system

Bit error testing and training in double data rate (DDR) memory system

US Patent 9257200 · Granted Feb 9, 2016

Estimated economic value: $69,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Underwater charging station2016
Power supply apparatus with reserve battery modules and method for providing bac2015
Reserve battery to provide power for subsea applications2015
High speed multiple memory interface I/O cell2014
Feedback programmable data strobe enable architecture for DDR memory application2014
Dynamically adding best suited servers into clusters of application servers2014
System and method for gate training in a memory system2013
High speed multiple memory interface I/O cell2012
Method for correcting a received electronic mail having an erroneous header2012
System for terminating high speed input/output buffers in an automatic test equi2012
Method, apparatus and computer program product for controlling access by a user'2011
Multiple memory standard physical layer macro function2011