Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for terminating high speed input/output buffers in an automatic test equipment environment to enable external loopback testing

System for terminating high speed input/output buffers in an automatic test equipment environment to enable external loopback testing

US Patent 8098073 · Granted Jan 17, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bit error testing and training in double data rate (DDR) memory system2016
High speed multiple memory interface I/O cell2014
Feedback programmable data strobe enable architecture for DDR memory application2014
High speed multiple memory interface I/O cell2012
Multiple memory standard physical layer macro function2011
High speed multiple memory interface I/O cell2011
Configurable high-speed memory interface subsystem2011
DQS strobe centering (data eye training) method2008
Configurable high-speed memory interface subsystem2008
Programmable data strobe enable architecture for DDR memory applications2008
Apparatus and methods for improved input/output cells2007
Method and/or apparatus for training DQS strobe gating2007