Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable high-speed memory interface subsystem

Configurable high-speed memory interface subsystem

US Patent 7865661 · Granted Jan 4, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three dimensional circuit systems and methods having memory hierarchies2023
Recalibration of source synchronous systems2018
Method and apparatus for intersymbol interference compensation2018
High-speed serial data interface for a physical layer interface2017
Calibration in a control device receiving from a source synchronous interface2016
Dynamic selection of output delay in a memory control device2016
Receivers and methods of enabling the calibration of circuits receiving input da2016
Method and apparatus for gating a strobe signal from a memory and subsequent tra2016
Read clock forwarding for multiple source-synchronous memory interfaces2016
Bit error testing and training in double data rate (DDR) memory system2016
Method and apparatus for VT invariant SDRAM write leveling and fast rank switchi2015
High speed multiple memory interface I/O cell2014