Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-power, programmable multi-stage delay cell

Low-power, programmable multi-stage delay cell

US Patent 7525356 · Granted Apr 28, 2009

Estimated economic value: $12,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Overhanging source/drain contact2025
Feedback programmable data strobe enable architecture for DDR memory application2014
Method and computer program for generating grounded shielding wires for signal w2013
Method and apparatus for balancing signal delay skew2012
Memory interface architecture for maximizing access timing margin2012
Signal delay skew reduction system2011
System for glitch-free delay updates of a standard cell-based programmable delay2009
DQS strobe centering (data eye training) method2008
Programmable data strobe enable architecture for DDR memory applications2008
Method and/or apparatus for training DQS strobe gating2007
High speed fully scaleable, programmable and linear digital delay circuit2007
Generic method and apparatus for implementing source synchronous interface in pl2007