Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed fully scaleable, programmable and linear digital delay circuit

High speed fully scaleable, programmable and linear digital delay circuit

US Patent 7205803 · Granted Apr 17, 2007

Estimated economic value: $5,794,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibrating charge mismatch in a baseline correction circuit2017
Multi-step incremental switching scheme2017
Low-power, programmable multi-stage delay cell2009
CAN device featuring advanced can filtering and message acceptance2008
Generic method and apparatus for implementing source synchronous interface in pl2007
Generic method and apparatus for implementing source synchronous interface in pl2007
Digital programmable delay scheme to continuously calibrate and track delay over2006
Digital programmable delay scheme to continuously calibrate and track delay over2006
System and method for providing scalability in an integrated circuit2006
System and method for synchronizing a selected master circuit with a slave circu2005
Digital programmable delay scheme with automatic calibration2005
Digital programmable delay scheme with automatic calibration2005