Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital programmable delay scheme to continuously calibrate and track delay over process, voltage and temperature

Digital programmable delay scheme to continuously calibrate and track delay over process, voltage and temperature

US Patent 7042296 · Granted May 9, 2006

Estimated economic value: $2,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-power, programmable multi-stage delay cell2009
CAN device featuring advanced can filtering and message acceptance2008
High speed fully scaleable, programmable and linear digital delay circuit2007
High speed fully scaleable, programmable and linear digital delay circuit2007
Generic method and apparatus for implementing source synchronous interface in pl2007
Generic method and apparatus for implementing source synchronous interface in pl2007
System and method for providing scalability in an integrated circuit2006
System and method for synchronizing a selected master circuit with a slave circu2005
Digital programmable delay scheme with automatic calibration2005
Digital programmable delay scheme with automatic calibration2005
Built-in self test for speed and timing margin for a source synchronous IO inter2004
Built-in self test for speed and timing margin for a source synchronous IO inter2004