Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self test for speed and timing margin for a source synchronous IO interface

Built-in self test for speed and timing margin for a source synchronous IO interface

US Patent 6760873 · Granted Jul 6, 2004

Estimated economic value: $2,680,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for integrated circuit layout2024
System on wafer assembly structure and assembly method thereof2024
Integrated circuit design using fuzzy machine learning2024
Software-defined wafer-level switching system design method and apparatus2024
Systems and methods for integrated circuit layout2023
Integrated circuit design using fuzzy machine learning2023
Interconnection structure of system on wafer and PCB base on TSV process and met2023
Systems and methods for integrated circuit layout2022
Integrated circuit design using fuzzy machine learning2022
Low-power, programmable multi-stage delay cell2009
CAN device featuring advanced can filtering and message acceptance2008
High speed fully scaleable, programmable and linear digital delay circuit2007