Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface architecture for maximizing access timing margin

Memory interface architecture for maximizing access timing margin

US Patent 8230143 · Granted Jul 24, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High speed multiple memory interface I/O cell2014
Feedback programmable data strobe enable architecture for DDR memory application2014
Feedback programmable data strobe enable architecture for DDR memory application2014
Generic low power strobe based system and method for interfacing memory controll2014
Method and computer program for generating grounded shielding wires for signal w2013
Method and computer program for generating grounded shielding wires for signal w2013
Non-linear common coarse delay system and method for delaying data strobe2013
High speed multiple memory interface I/O cell2012
Heat dissipation device2012
Method and apparatus for balancing signal delay skew2012
Method and apparatus for balancing signal delay skew2012
Heat dissipation device2011