Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing an integrated circuit layout by taking into consideration layout interactions as well as extra manufacturability margin

Optimizing an integrated circuit layout by taking into consideration layout interactions as well as extra manufacturability margin

US Patent 7313769 · Granted Dec 25, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning based subresolution assist feature placement2025
Voltage contrast metrology mark2024
Method to predict yield of a device manufacturing process2024
Method of manufacturing devices2024
Measurement method and apparatus2024
Method for controlling a manufacturing process and associated apparatuses2024
Method for determining root cause affecting yield in a semiconductor manufacturi2023
Method to predict yield of a device manufacturing process2023
Method for determining a control parameter for an apparatus utilized in a semico2021
Method to predict yield of a device manufacturing process2021
Coloring aware optimization2020
Method and system for automated generation of masks for spacer formation from a 2016