Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device with high conductivity region using shallow trench

Semiconductor device with high conductivity region using shallow trench

US Patent 7208382 · Granted Apr 24, 2007

Estimated economic value: $10,633,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for forming a memory cell having a top oxide spacer2013
Methods for forming a memory cell having a top oxide spacer2012
Image processing in integrated circuit technology development2009
Method of forming narrowly spaced flash memory contact openings and lithography 2009
Method for effectively removing polysilicon nodule defects2008
Method for decreasing sheet resistivity variations of an interconnect metal laye2008
Non-critical complementary masking method for poly-1 definition in flash memory 2007
Method for controlling poly 1 thickness and uniformity in a memory array fabrica2007
Method and apparatus for correlating semiconductor process data with known prior2007
Method for manufacturing a double bitline implant2007
Method and apparatus for using clustering method to analyze semiconductor device2007
LDC implant for mirrorbit to improve Vt roll-off and form sharper junction2007