Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a double bitline implant

Method for manufacturing a double bitline implant

US Patent 7232729 · Granted Jun 19, 2007

Estimated economic value: $7,720,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with high conductivity region using shallow trench2007
LDC implant for mirrorbit to improve Vt roll-off and form sharper junction2007
Dielectric memory cell structure with counter doped channel region2006
Structure and method to reduce drain induced barrier lowering2006
Lateral doped channel2006
Substrate bias for programming non-volatile memory2006
High voltage transistor scaling tilt ion implant method2006
Pocket implant for complementary bit disturb improvement and charging improvemen2005
Method for forming a dielectric spacer in a non-volatile memory device2005
Method for reducing drain induced barrier lowering in a memory device2004
Method for measuring source and drain junction depth in silicon on insulator tec2002