Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for measuring source and drain junction depth in silicon on insulator technology

Method for measuring source and drain junction depth in silicon on insulator technology

US Patent 6475816 · Granted Nov 5, 2002

Estimated economic value: $1,578,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for manufacturing self-aligned STI with single poly2020
Apparatus and method for rounded ONO formation in a flash memory device2017
Process for forming edge wordline implants adjacent edge wordlines2016
System and method for manufacturing self-aligned STI with single poly2016
Self-aligned STI with single poly for manufacturing a flash memory device2014
Self-aligned patterning method by using non-conformal film and etch back for fla2011
Self-aligned patterning method by using non-conformal film and etch back for fla2011
Self-aligned patterning method by using non-conformal film and etch back for fla2010
Method for manufacturing a double bitline implant2007
Semiconductor device with high conductivity region using shallow trench2007
LDC implant for mirrorbit to improve Vt roll-off and form sharper junction2007
Dielectric memory cell structure with counter doped channel region2006