Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of formation of gate stack spacer and charge storage materials having reduced hydrogen content in charge trapping dielectric flash memory device

Method of formation of gate stack spacer and charge storage materials having reduced hydrogen content in charge trapping dielectric flash memory device

US Patent 7163860 · Granted Jan 16, 2007

Estimated economic value: $6,080,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Split gate charge trapping memory cells having different select gate and memory 2022
Inter-layer insulator for electronic devices and apparatus for forming same2022
Memory first process flow and device2022
Resistive change elements using passivating interface gaps and methods for makin2022
Non-volatile memory with silicided bit line contacts2021
Memory device having programmable impedance elements with a common conductor for2021
Reference circuits and methods for resistive memories2021
Charge trapping split gate device and method of fabricating same2021
Memory first process flow and device2020
Split gate charge trapping memory cells having different select gate and memory 2020
Non-volatile memory with silicided bit line contacts2020
System and method for manufacturing self-aligned STI with single poly2020