Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Voltage-controlled analog delay locked loop

Voltage-controlled analog delay locked loop

US Patent 7071745 · Granted Jul 4, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable architecture hybrid analog/digital delay locked loop (DLL) and tech2011
High capacitive load and noise tolerant system and method for controlling the dr2010
Circuit and technique for adjusting and accurately controlling clock duty cycles2009
Use of multiple voltage controlled delay lines for precise alignment and duty cy2009
Two-bit per I/O line write data bus for DDR1 and DDR2 operating modes in a DRAM2008
Dual equalization devices for long data line pairs2007
Low voltage differential amplifier circuit for wide voltage range operation2007
Low voltage differential amplifier circuit and a sampled low power bias control 2006
Low voltage differential amplifier circuit and bias control technique enabling a2006
Limited output address register technique providing selectively variable write l2006
Multistage parallel-to-serial conversion of read data in memories, with the firs2006
Data sorting in memories2006