Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Two-bit per I/O line write data bus for DDR1 and DDR2 operating modes in a DRAM

US Patent 7349289 · Granted Mar 25, 2008

Estimated economic value: $244,000

Assignee

Inventors

View full patent text on Google Patents →