Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of multiple voltage controlled delay lines for precise alignment and duty cycle control of the data output of a DDR memory device

Use of multiple voltage controlled delay lines for precise alignment and duty cycle control of the data output of a DDR memory device

US Patent 7474136 · Granted Jan 6, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable architecture hybrid analog/digital delay locked loop (DLL) and tech2011
Circuit and technique for adjusting and accurately controlling clock duty cycles2009
Dual equalization devices for long data line pairs2007
Low voltage differential amplifier circuit for wide voltage range operation2007
Low voltage differential amplifier circuit and a sampled low power bias control 2006
Voltage-controlled analog delay locked loop2006
Low voltage differential amplifier circuit and bias control technique enabling a2006
Multi-bank memory array architecture utilizing topologically non-uniform blocks 2004
System and method for eliminating pulse width variations in digital delay lines2002
Dynamic data amplifier with built-in voltage level shifting2002
Two-phase charge-sharing data latch for memory circuit2002
System and method for supporting sequential burst counts in double data rate (DD2002