Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual equalization devices for long data line pairs

Dual equalization devices for long data line pairs

US Patent 7218564 · Granted May 15, 2007

Estimated economic value: $772,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Linear progression delay register2016
Linear progression delay register2016
Dual-complementary integrating duty cycle detector with dead band noise rejectio2016
Shielding of datalines with physical placement based on time staggered access2013
Using differential data strobes in non-differential mode to enhance data capture2011
Configurable architecture hybrid analog/digital delay locked loop (DLL) and tech2011
Asymetric data path position and delays technique enabling high speed access in 2010
Multi-bank block architecture for integrated circuit memory devices having non-s2010
Circuit and technique for adjusting and accurately controlling clock duty cycles2009
Use of multiple voltage controlled delay lines for precise alignment and duty cy2009
Wide window clock scheme for loading output FIFO registers2008
Two-bit per I/O line write data bus for DDR1 and DDR2 operating modes in a DRAM2008