Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asymetric data path position and delays technique enabling high speed access in integrated circuit memory devices

Asymetric data path position and delays technique enabling high speed access in integrated circuit memory devices

US Patent 7830734 · Granted Nov 9, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Linear progression delay register2016
Linear progression delay register2016
Dual-complementary integrating duty cycle detector with dead band noise rejectio2016
Shielding of datalines with physical placement based on time staggered access2013
Using differential data strobes in non-differential mode to enhance data capture2011
Multi-bank block architecture for integrated circuit memory devices having non-s2010
Wide window clock scheme for loading output FIFO registers2008
Two-bit per I/O line write data bus for DDR1 and DDR2 operating modes in a DRAM2008
Tri-mode clock generator to control memory array access2007
Efficient register for additive latency in DDR2 mode of operation2007
Tri-mode clock generator to control memory array access2007
Dual equalization devices for long data line pairs2007