Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devices

Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devices

US Patent 7061823 · Granted Jun 13, 2006

Estimated economic value: $121,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Linear progression delay register2016
Linear progression delay register2016
Dual-complementary integrating duty cycle detector with dead band noise rejectio2016
Shielding of datalines with physical placement based on time staggered access2013
Using differential data strobes in non-differential mode to enhance data capture2011
Asymetric data path position and delays technique enabling high speed access in 2010
High capacitive load and noise tolerant system and method for controlling the dr2010
Multi-bank block architecture for integrated circuit memory devices having non-s2010
Wide window clock scheme for loading output FIFO registers2008
Two-bit per I/O line write data bus for DDR1 and DDR2 operating modes in a DRAM2008
Two-bit per I/O line write data bus for DDR1 and DDR2 operating modes in a DRAM2008
Tri-mode clock generator to control memory array access2007