Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multistage parallel-to-serial conversion of read data in memories, with the first serial bit skipping at least one stage

Multistage parallel-to-serial conversion of read data in memories, with the first serial bit skipping at least one stage

US Patent 7054215 · Granted May 30, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High capacitive load and noise tolerant system and method for controlling the dr2010
Two-bit per I/O line write data bus for DDR1 and DDR2 operating modes in a DRAM2008
Voltage-controlled analog delay locked loop2006
Limited output address register technique providing selectively variable write l2006
Data sorting in memories2006
Memory refresh methods and circuits2004
High-speed synchronous semiconductor memory having multi-stage pipeline structur2002
Electrostatic discharge protection transistor for a semiconductor chip2002
Clock monitor circuit and synchronous semiconductor memory device utilizing the 2001
Internal clock generating circuit of synchronous type semiconductor memory devic2001
High speed semiconductor memory device2000
Precharge system for a semiconductor memory device1999