Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Placement method for integrated circuit design using topo-clustering

Placement method for integrated circuit design using topo-clustering

US Patent 6961916 · Granted Nov 1, 2005

Estimated economic value: $6,995,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining a density of through-silicon vias in integrated circuits2025
Automatic channel identification of high-bandwidth memory channels for auto-rout2024
Automatic channel identification of high-bandwidth memory channels for auto-rout2023
SEM scanner sensing apparatus, system and methodology for early detection of ulc2023
Fabric-based pressure sensor arrays including intersecting elongated conductive 2023
Systems and methods for missing data imputation2022
SEM scanner sensing apparatus, system and methodology for early detection of ulc2022
Systems and methods for automatic segment selection for multi-dimensional biomed2021
Subject assessment using localization, activity recognition and a smart question2021
Methodology using Fin-FET transistors2021
Methodology using Fin-FET transistors2020
Fast behavior and abnormality detection2019