Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of growing as a channel region to reduce source/drain junction capacitance

Method of growing as a channel region to reduce source/drain junction capacitance

US Patent 6955969 · Granted Oct 18, 2005

Estimated economic value: $5,936,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and manufacturing method of semiconductor device2024
High yield package assembly technique2020
Maintaining data integrity during data migration2019
Methods of forming low defect replacement fins for a FinFET semiconductor device2017
Methods of forming different FinFET devices with different threshold voltages an2017
Channel cladding last process flow for forming a channel region on a FinFET devi2016
Integrated circuits with asymmetric and stacked transistors2016
Semiconductor device having structure with fractional dimension of the minimum d2016
Semiconductor device having structure with fractional dimension of the minimum d2016
Memory element circuitry with minimum oxide definition width2016
Methods of forming stressed channel regions for a FinFET semiconductor device an2016
Channel cladding last process flow for forming a channel region on a FinFET devi2016