Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming stressed channel regions for a FinFET semiconductor device and the resulting device

Methods of forming stressed channel regions for a FinFET semiconductor device and the resulting device

US Patent 9412822 · Granted Aug 9, 2016

Estimated economic value: $2,792,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electro-optical high bandwidth ultrafast differential RAM2025
TSV and backside power distribution structure2025
Vertically stacked FET with strained channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025
Dual structured buried rail2025
Method and structure of forming independent contact for staggered CFET2025
Strain generation and anchoring in gate-all-around field effect transistors2025
Strain generation and anchoring in gate-all-around field effect transistors2025