Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making a dual damascene interconnect using a multilayer hard mask

Method for making a dual damascene interconnect using a multilayer hard mask

US Patent 6479391 · Granted Nov 12, 2002

Estimated economic value: $72,895,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically spaced intra-level interconnect line metallization for integrated cir2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
High-voltage transistor with self-aligned isolation2025
Gate-to-gate isolation for stacked transistor architecture via selective dielect2025
Asymmetric gate structures and contacts for stacked transistors2025
Adjacent gate-all-around integrated circuit structures having non-merged epitaxi2025
Vertical integration scheme and circuit elements architecture for area scaling o2025
Backside contact structures and fabrication for metal on both sides of devices2025
Sideways vias in isolation areas to contact interior layers in stacked devices2025
Forming an oxide volume within a fin2025
Gate-all-around integrated circuit structures having removed substrate2025
Non-planar I/O and logic semiconductor devices having different workfunction on 2025