Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adjacent gate-all-around integrated circuit structures having non-merged epitaxial source or drain regions

Adjacent gate-all-around integrated circuit structures having non-merged epitaxial source or drain regions

US Patent 12317585 · Granted May 27, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single gated 3D nanowire inverter for high density thick gate SoC applications2025
Single gated 3D nanowire inverter for high density thick gate SoC applications2025
High-voltage transistor with self-aligned isolation2025
High-voltage transistor with self-aligned isolation2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Nanoribbon thick gate devices with differential ribbon spacing and width for SOC2025
Nanoribbon thick gate devices with differential ribbon spacing and width for SOC2025