{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Vertical structure for semiconductor wafer-level chip scale packages", "item": "https://www.patentleaderboard.com/patent/6392290"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical structure for semiconductor wafer-level chip scale packages

Vertical structure for semiconductor wafer-level chip scale packages

US Patent 6392290 · Granted May 21, 2002

Estimated economic value: $10,574,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated antenna package structure2024
Power device integration on a common substrate2023
Reusable wide bandgap semiconductor substrate2023
Device, method and non-transitory storage medium for controlling cutting tool2023
Schottky power mosfet2023
Sawtooh electric field drift region structure for planar and trench power semico2023
Power device integration on a common substrate2022
Semiconductor package having enlarged gate pad and method of making the same2022
Double-sided chip stack assembly2021
Method of making reverse conducting insulated gate bipolar transistor2021
Antenna array and collision avoidance radar having the same2021
Semiconductor package and method of making the same2021