Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for scan test of SRAM for microprocessors without full scan capability

Method and apparatus for scan test of SRAM for microprocessors without full scan capability

US Patent 5896396 · Granted Apr 20, 1999

Estimated economic value: $89,416,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test architecture for die to die interconnect for three dimensional integrated c2022
Granular dynamic test systems and methods2020
Granular dynamic test systems and methods2019
Dynamic independent test partition clock2019
Method and system for dynamic standard test access (DSTA) for a logic block reus2019
Independent test partition clock coordination across multiple test partitions2019
Scan system interface (SSI) module2019
Test partition external input/output interface control for test partitions in a 2019
Virtual access of input/output (I/O) for test via an on-chip star network2019
Scan systems and methods2018
Performing on-chip partial good die identification2017
Hybrid on-chip clock controller techniques for facilitating at-speed scan testin2016